TEXAS INSTRUMENTS

**SN54HC367, SN74HC367**
SCLS309E – JANUARY 1996 – REVISED MARCH 2022

## SNx4HC367 Hex Buffers and Line Drivers with 3-State Outputs

### 1 Features

- Wide operating voltage range of 2 V to 6 V
- High-current 3-state outputs drive bus lines, buffer memory address registers, or drive up to 15 LSTTL loads
- True outputs
- Low power consumption, 80-µA max $I_{CC}$
- Typical $t_{pd}$ = 10 ns
- ±6-mA output drive at 5 V
- Low input current of 1µA max

### 2 Description

The SNx4HC367 is a hex buffer with 3-state outputs. The device is configured into two banks, one with four drivers and one with two drivers, each controlled by its own output enable pin.

#### Device Information

| PART NUMBER | PACKAGE[1] | BODY SIZE (NOM) |
|---|---|---|
| SN54HC367J | CDIP (16) | 24.38 mm × 6.92 mm |
| SN74HC367D | SOIC (16) | 9.90 mm × 3.90 mm |
| SN74HC367N | PDIP (16) | 19.31 mm × 6.35 mm |
| SN74HC367NS | SO (16) | 6.20 mm × 5.30 mm |
| SN74HC367PW | TSSOP (16) | 5.00 mm × 4.40 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Functional Block Diagram**

## Table of Contents

## 3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| **Changes from Revision D (September 2003) to Revision E (March 2022)** | **Page** |
|---|---|
| • Updated the numbering, formatting, tables, figures, and cross-references throughout the doucment to reflect modern data sheet standards................................................................................................................................ 1 | |

## 4 Pin Configuration and Functions

```
              ┌───────∪───────┐
      1OE  ┤ 1            16 ├  V_CC
      1A1  ┤ 2            15 ├  2OE
      1Y1  ┤ 3            14 ├  2A2
      1A2  ┤ 4            13 ├  2Y2
      1Y2  ┤ 5            12 ├  2A1
      1A3  ┤ 6            11 ├  2Y1
      1Y3  ┤ 7            10 ├  1A4
      GND  ┤ 8             9 ├  1Y4
              └───────────────┘
```

**J, D, N, NS, or PW package**
**16-Pin CDIP, SOIC, PDIP, SO, or TSSOP**
**Top View**

# 5 Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

|  |  |  | MIN | MAX | UNIT |
|---|---|---|---|---|---|
| $V_{CC}$ | Supply voltage range |  | -0.5 | 7 | V |
| $I_{IK}$ | Input clamp current[2] | ($V_I < 0$ or $V_I > V_{CC}$) |  | ±20 | mA |
| $I_{OK}$ | Output clamp current[2] | ($V_O < 0$ or $V_O > V_{CC}$) |  | ±20 | mA |
| $I_O$ | Continuous output current | ($V_O$ = 0 to $V_{CC}$) |  | ±35 | mA |
|  | Continuous current through $V_{CC}$ or GND |  |  | ±70 | mA |
| $T_J$ | Junction temperature |  |  | 150 | °C |
| $T_{stg}$ | Storage temperature |  | -65 | 150 | °C |

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 5.2 Recommended Operating Conditions[1]

|  |  |  | SN54HC367 | | | SN74HC367 | | | UNIT |
|---|---|---|---|---|---|---|---|---|---|
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $V_{CC}$ | Supply voltage |  | 2 | 5 | 6 | 2 | 5 | 6 | V |
| $V_{IH}$ | High-level input voltage | $V_{CC}$ = 2 V | 1.5 |  |  | 1.5 |  |  | V |
|  |  | $V_{CC}$ = 4.5 V | 3.15 |  |  | 3.15 |  |  |  |
|  |  | $V_{CC}$ = 6 V | 4.2 |  |  | 4.2 |  |  |  |
| $V_{IL}$ | Low-level input voltage | $V_{CC}$ = 2 V |  |  | 0.5 |  |  | 0.5 | V |
|  |  | $V_{CC}$ = 4.5 V |  |  | 1.35 |  |  | 1.35 |  |
|  |  | $V_{CC}$ = 6 V |  |  | 1.8 |  |  | 1.8 |  |
| $V_I$ | Input voltage |  | 0 |  | $V_{CC}$ | 0 |  | $V_{CC}$ | V |
| $V_O$ | Output voltage |  | 0 |  | $V_{CC}$ | 0 |  | $V_{CC}$ | V |
| $t_t$ | Input transition rise/fall time | $V_{CC}$ = 2 V |  |  | 1000 |  |  | 1000 | ns |
|  |  | $V_{CC}$ = 4.5 V |  |  | 500 |  |  | 500 |  |
|  |  | $V_{CC}$ = 6 V |  |  | 400 |  |  | 400 |  |
| $T_A$ | Operating free-air temperature |  | -55 |  | 125 | -40 |  | 85 | °C |

(1) All unused inputs of the device must be held at $V_{CC}$ or GND to ensure proper device operation. Refer to the TI application report Implications of Slow or Floating SMOS Inputs, literature number SCBA004.

## 5.3 Thermal Information

| THERMAL METRIC | | D (SOIC) | N (PDIP) | NS (SO) | PW (TSSOP) | |
|---|---|---|---|---|---|---|
|  |  | 16 PINS | 16 PINS | 16 PINS | 16 PINS | UNIT |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance[1] | 73 | 67 | 64 | 108 | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC package thermal metrics* application report.

## 5.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS[1] | V$_{CC}$ (V) | T$_A$ = 25°C | | | SN54HC367 | | SN74HC367 | | UNIT |
|---|---|---|---|---|---|---|---|---|---|---|
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| V$_{OH}$ | I$_{OH}$ = −20 μA | 2 | 1.9 | 1.998 | | 1.9 | | 1.9 | | V |
| | | 4.5 | 4.4 | 4.499 | | 4.4 | | 4.4 | | |
| | | 6 | 5.9 | 5.999 | | 5.9 | | 5.9 | | |
| | I$_{OH}$ = −4 mA | 4.5 | 3.98 | 4.3 | | 3.7 | | 3.84 | | |
| | I$_{OH}$ = −5.2 mA | 6 | 5.48 | 5.8 | | 5.2 | | 5.34 | | |
| V$_{OL}$ | I$_{OL}$ = 20 μA | 2 | | 0.002 | 0.1 | | 0.1 | | 0.1 | V |
| | | 4.5 | | 0.001 | 0.1 | | 0.1 | | 0.1 | |
| | | 6 | | 0.001 | 0.1 | | 0.1 | | 0.1 | |
| | I$_{OL}$ = 4 mA | 4.5 | | 0.17 | 0.26 | | 0.4 | | 0.33 | |
| | I$_{OL}$ = 5.2 mA | 6 | | 0.15 | 0.26 | | 0.4 | | 0.33 | |
| I$_I$ | V$_I$ = V$_{CC}$ or 0 | 6 | | ±0.1 | ±100 | | ±1000 | | ±1000 | nA |
| I$_{OZ}$ | V$_O$ = V$_{CC}$ or 0 | 6 | | ±0.01 | ±0.5 | | ±10 | | ±5 | μA |
| I$_{CC}$ | V$_I$ = V$_{CC}$ or 0, I$_O$ = 0 | 6 | | | 8 | | 160 | | 80 | μA |
| C$_i$ | | 2 to 6 | | 3 | 10 | | 10 | | 10 | pF |

(1)    V$_I$ = V$_{IH}$ or V$_{IL}$, unless otherwise noted.

## 5.5 Switching Characteristics

over recommended operating free-air temperature range, C$_L$ = 50 pF (unless otherwise noted) (See Figure 6)

| PARAMETER | | FROM (INPUT) | TO (OUTPUT) | V$_{CC}$ (V) | T$_A$ = 25°C | | | SN54HC367 | | SN74HC367 | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| t$_{pd}$ | Propagation delay | A | Y | 2 | | 50 | 95 | | 145 | | 120 | ns |
| | | | | 4.5 | | 12 | 19 | | 29 | | 24 | |
| | | | | 6 | | 10 | 16 | | 25 | | 20 | |
| t$_{en}$ | Enable time | $\overline{OE}$ | Y | 2 | | 100 | 190 | | 285 | | 238 | ns |
| | | | | 4.5 | | 26 | 38 | | 57 | | 48 | |
| | | | | 6 | | 21 | 32 | | 48 | | 41 | |
| t$_{dis}$ | Diable time | $\overline{OE}$ | Y | 2 | | 50 | 175 | | 265 | | 240 | ns |
| | | | | 4.5 | | 21 | 35 | | 53 | | 48 | |
| | | | | 6 | | 19 | 30 | | 45 | | 41 | |
| t$_t$ | Transition time | | Any | 2 | | 28 | 60 | | 90 | | 75 | ns |
| | | | | 4.5 | | 8 | 12 | | 18 | | 15 | |
| | | | | 6 | | 6 | 10 | | 15 | | 13 | |

Product Folder Links: SN54HC367 SN74HC367

## 5.5 Switching Characteristics

over recommended operating free-air temperature range, $C_L$ = 150 pF (unless otherwise noted) (See Figure 6)

| PARAMETER | | FROM (INPUT) | TO (OUTPUT) | $V_{CC}$ (V) | $T_A$ = 25°C | | | SN54HC367 | | SN74HC367 | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| $t_{pd}$ | Propagation delay | A | Y | 2 | | 70 | 120 | | 180 | | 150 | ns |
| | | | | 4.5 | | 17 | 24 | | 36 | | 30 | |
| | | | | 6 | | 14 | 20 | | 31 | | 25 | |
| $t_{en}$ | Enable time | $\overline{OE}$ | Y | 2 | | 140 | 230 | | 345 | | 285 | ns |
| | | | | 4.5 | | 30 | 46 | | 69 | | 57 | |
| | | | | 6 | | 28 | 39 | | 59 | | 48 | |
| $t_t$ | Transition time | | Any | 2 | | 45 | 210 | | 315 | | 265 | ns |
| | | | | 4.5 | | 17 | 42 | | 63 | | 53 | |
| | | | | 6 | | 13 | 36 | | 53 | | 45 | |

## 5.6 Operating Characteristics

$T_A$ = 25°C

| | | Test Conditions | TYP | UNIT |
|---|---|---|---|---|
| $C_{pd}$ | Power dissipation capacitance per buffer/driver | No load | 35 | pF |

Product Folder Links: *SN54HC367 SN74HC367*

# 6 Parameter Measurement Information



**Figure 6-1. Load Circuit**

| PARAMETER | | R_L | C_L | S1 | S2 |
|---|---|---|---|---|---|
| $t_{en}$ | $t_{PZH}$ | 1 kΩ | 50 pF or 150 pF | Open | Closed |
| | $t_{PZL}$ | | | Closed | Open |
| $t_{dis}$ | $t_{PHZ}$ | 1 kΩ | 50 pF | Open | Closed |
| | $t_{PLZ}$ | | | Closed | Open |
| $t_{pd}$ or $t_t$ | | -- | 50 pF or 150 pF | Open | Open |



**Figure 6-2. Voltage Waveforms
Propagation Delay and Output Transition Times**



**Figure 6-3. Voltage Waveforms
Enable and Disable Times for 3-State Outputs**



**Figure 6-4. Voltage Waveforms
Input Rise and Fall TImes**

A. $C_L$ includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when diabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when diabled by the output control.

C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following charactersitics: PRR ≤ 1 MHz, $Z_O$ = 50 Ω, $t_r$ = 6 ns, $t_f$ = 6 ns.

D. The outputs are measured one at a time with one input transition per measurement.

E. $t_{PLZ}$ and $t_{PHZ}$ are the same as $t_{dis}$.

F. $t_{PZL}$ and $t_{PZH}$ are the same as $t_{en}$.

G. $t_{pd}$ is the maximum between $t_{PLH}$ and $t_{PHL}$.

H. $t_t$ is the maximum between $t_{TLH}$ and $t_{THL}$.

# 7 Detailed Description

## 7.1 Overview

These hex buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'HC367 devices are organized as dual 4-line and 2-line buffers/drivers with active-low output-enable ($1\overline{OE}$ and $2\overline{OE}$) inputs. When $\overline{OE}$ is low, the device passes noninverted data from the A inputs to the Y outputs. When $\overline{OE}$ is high, the outputs are in the high-impedance state.

## 7.2 Functional Block Diagram



Pin numbers hown are for the D, J, N, NS, PW, and W packages.

**Figure 7-1. Functional Block Diagram**

## 7.3 Device Functional Modes

**Table 7-1. Function Table
(each buffer/driver)**

| INPUTS | | OUTPUT |
|---|---|---|
| $\overline{OE}$ | A | Y |
| H | X | Z |
| L | H | H |
| L | L | L |

# 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each $V_{CC}$ terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

# 9 Layout

## 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or $V_{CC}$, whichever makes more sense for the logic function or is more convenient.

# 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## 10.1 Documentation Support

### 10.1.1 Related Documentation

## 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 10.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

## 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

## 10.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 10.6 Glossary

TI Glossary       This glossary lists and explains terms, acronyms, and definitions.

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 8500201EA | ACTIVE | CDIP | J | 16 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 8500201EA SNJ54HC367J | Samples |
| JM38510/65708BEA | ACTIVE | CDIP | J | 16 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | JM38510/ 65708BEA | Samples |
| M38510/65708BEA | ACTIVE | CDIP | J | 16 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | JM38510/ 65708BEA | Samples |
| SN54HC367J | ACTIVE | CDIP | J | 16 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | SN54HC367J | Samples |
| SN74HC367DR | ACTIVE | SOIC | D | 16 | 2500 | RoHS & Green | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 85 | HC367 | Samples |
| SN74HC367N | ACTIVE | PDIP | N | 16 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | -40 to 85 | SN74HC367N | Samples |
| SN74HC367NSR | ACTIVE | SO | NS | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC367 | Samples |
| SN74HC367PWR | ACTIVE | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU \| SN | Level-1-260C-UNLIM | -40 to 85 | HC367 | Samples |
| SNJ54HC367J | ACTIVE | CDIP | J | 16 | 1 | Non-RoHS & Green | SNPB | N / A for Pkg Type | -55 to 125 | 8500201EA SNJ54HC367J | Samples |

**(1)** The marketing status values are defined as follows:
**ACTIVE:** Product device recommended for new designs.
**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.
**OBSOLETE:** TI has discontinued the production of the device.

**(2) RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN54HC367, SN74HC367 :**

- Catalog : SN74HC367

- Military : SN54HC367

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

- Military - QML certified for Military and Defense Applications

## TAPE AND REEL INFORMATION

**REEL DIMENSIONS**

Reel Diameter

Reel Width (W1)

**TAPE DIMENSIONS**

| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

| Q1 | Q2 |
| Q3 | Q4 |

Sprocket Holes

User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| SN74HC367DR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC367DR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.6 | 9.3 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC367NSR | SO | NS | 16 | 2000 | 330.0 | 16.4 | 8.45 | 10.55 | 2.5 | 12.0 | 16.2 | Q1 |
| SN74HC367NSR | SO | NS | 16 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74HC367PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74HC367PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.85 | 5.45 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74HC367PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

# PACKAGE MATERIALS INFORMATION

**TAPE AND REEL BOX DIMENSIONS**



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|---|---|---|---|---|---|---|
| SN74HC367DR | SOIC | D | 16 | 2500 | 356.0 | 356.0 | 35.0 |
| SN74HC367DR | SOIC | D | 16 | 2500 | 366.0 | 364.0 | 50.0 |
| SN74HC367NSR | SO | NS | 16 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74HC367NSR | SO | NS | 16 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74HC367PWR | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 |
| SN74HC367PWR | TSSOP | PW | 16 | 2000 | 366.0 | 364.0 | 50.0 |
| SN74HC367PWR | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 |

# PACKAGE MATERIALS INFORMATION

## TUBE

**T - Tube height**

**L - Tube length**

**W - Tube width**

**B - Alignment groove width**

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|--------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN74HC367N | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN74HC367N | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |

D (R−PDSO−G16)                                    PLASTIC SMALL OUTLINE

0.394 (10,00)
0.386 (9,80)
C

16                              9

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80)   D

Pin 1
Index Area

1                              8

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)        0°−8°

0.050 (1,27)
0.016 (0,40)

4040047−6/M   06/11

NOTES:    A.   All linear dimensions are in inches (millimeters).
          B.   This drawing is subject to change without notice.
          C.   Body length does not include mold flash, protrusions, or gate burrs.  Mold flash, protrusions, or gate burrs shall
               not exceed 0.006 (0,15) each side.
          D.   Body width does not include interlead flash.  Interlead flash shall not exceed 0.017 (0,43) each side.
          E.   Reference JEDEC MS−012 variation AC.

**Texas Instruments**
www.ti.com

SEATING PLANE

C

⬭ 0.1 C

6.6
6.2 TYP

A

PIN 1 INDEX AREA

14X 0.65

16

2X
4.55

5.1
4.9
NOTE 3

1

8

9

16X 0.30
0.19

⊕ 0.1 Ⓜ C A B

B

4.5
4.3
NOTE 4

1.2 MAX

SEE DETAIL A

(0.15) TYP

0.25
GAGE PLANE

0.15
0.05

0°-8°

0.75
0.50

DETAIL A
TYPICAL

4220204/A  02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

TEXAS
INSTRUMENTS
www.ti.com

16X (1.5)

SYMM

1

16X (0.45)

(R0.05) TYP

16

SYMM

14X (0.65)

8

9

(5.8)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.05 MAX
ALL AROUND

NON-SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.05 MIN
ALL AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4220204/A   02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A   02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## MECHANICAL DATA

| PINS \*\* DIM | 14 | 16 | 20 | 24 |
|---|---|---|---|---|
| A   MAX | 10,50 | 10,50 | 12,90 | 15,30 |
| A   MIN | 9,90 | 9,90 | 12,30 | 14,70 |

4040062/C 03/03

NOTES:    A.   All linear dimensions are in millimeters.
          B.   This drawing is subject to change without notice.
          C.   Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

| DIM \ PINS ** | 14 | 16 | 18 | 20 |
|---|---|---|---|---|
| A | 0.300 (7,62) BSC | 0.300 (7,62) BSC | 0.300 (7,62) BSC | 0.300 (7,62) BSC |
| B MAX | 0.785 (19,94) | .840 (21,34) | 0.960 (24,38) | 1.060 (26,92) |
| B MIN | —— | —— | —— | —— |
| C MAX | 0.300 (7,62) | 0.300 (7,62) | 0.310 (7,87) | 0.300 (7,62) |
| C MIN | 0.245 (6,22) | 0.245 (6,22) | 0.220 (5,59) | 0.245 (6,22) |

B

14                    8

0.065 (1,65)
0.045 (1,14)

1                    7

C

0.005 (0,13) MIN

0.060 (1,52)
0.015 (0,38)

0.200 (5,08) MAX

Seating Plane

0.130 (3,30) MIN

0.026 (0,66)
0.014 (0,36)

0.100 (2,54)

A

0°-15°

0.014 (0,36)
0.008 (0,20)

4040083/F 03/03

NOTES:   A.  All linear dimensions are in inches (millimeters).
         B.  This drawing is subject to change without notice.
         C.  This package is hermetically sealed with a ceramic lid using glass frit.
         D.  Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
         E.  Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R–PDIP–T**)  PLASTIC DUAL–IN–LINE PACKAGE

16 PINS SHOWN



| DIM \ PINS ** | 14 | 16 | 18 | 20 |
|---|---|---|---|---|
| A MAX | 0.775 (19,69) | 0.775 (19,69) | 0.920 (23,37) | 1.060 (26,92) |
| A MIN | 0.745 (18,92) | 0.745 (18,92) | 0.850 (21,59) | 0.940 (23,88) |
| ⚠C MS–001 VARIATION | AA | BB | AC | AD |

0.260 (6,60)
0.240 (6,10)

0.070 (1,78)
0.045 (1,14) ⚠D

0.045 (1,14)
0.030 (0,76) ⚠D

0.020 (0,51) MIN

0.200 (5,08) MAX

Seating Plane

0.125 (3,18) MIN

0.100 (2,54)

0.021 (0,53)
0.015 (0,38)

⊕ 0.010 (0,25) Ⓜ

14/18 Pin Only
20 Pin vendor option ⚠D

0.325 (8,26)
0.300 (7,62)

0.015 (0,38)

Gauge Plane

0.010 (0,25) NOM

0.430 (10,92) MAX

4040049/E  12/2002

NOTES:  A.  All linear dimensions are in inches (millimeters).
B.  This drawing is subject to change without notice.
⚠C  Falls within JEDEC MS–001, except 18 and 20 pin minimum body length (Dim A).
⚠D  The 20 pin end lead shoulder width is a vendor option, either half or full width.

8.2
7.4 TYP

A

PIN 1 ID
AREA

1

16

14X 1.27

10.4
10.0
NOTE 3

2X
8.89

8

9

B

5.4
5.2
NOTE 4

16X 0.51
0.35

⊕ 0.25Ⓜ C A B

C

SEATING PLANE

⌒ 0.1 C

2.00 MAX

SEE DETAIL A

0.15 TYP

0.25

GAGE PLANE

0° - 10°

0.3
0.1

1.05
0.55

(1.25)

DETAIL A
TYPICAL

4220735/A   12/2021

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

16X (1.85)

SYMM

SEE DETAILS

1

16

16X (0.6)

SYMM

14X (1.27)

8

9

(R0.05) TYP

(7)

**LAND PATTERN EXAMPLE**
SCALE:7X

METAL

SOLDER MASK OPENING

SOLDER MASK OPENING

METAL

0.07 MAX
ALL AROUND

0.07 MIN
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

**SOLDER MASK DETAILS**

4220735/A   12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X

16X (1.85)

16X (0.6)

14X (1.27)

(R0.05) TYP

(7)

SYMM

SYMM

1

8

16

9

4220735/A   12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

# IMPORTANT NOTICE AND DISCLAIMER