QUICKSWITCH® PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DUAL 4:1 MUX/DEMUX

IDTQS3253

FEATURES:

- · Enhanced N channel FET with no inherent diode to Vcc
- 5Ω bidirectional switches connect inputs to outputs
- Pin compatible with the 74F253, 74FCT253, and 74FCT253T
- · Zero propagation delay, zero ground bounce
- Undershoot clamp diodes on all switch and control inputs
- · TTL-compatible control inputs
- · Available in QSOP and S1 packages

APPLICATIONS:

- Logic replacement
- · Video, audio, graphics switching, muxing
- · Hot-swapping, hot-docking
- Voltage translation (5V to 3.3V)
- Power conservation
- · Bus funneling


DESCRIPTION:

The QS3253 is a high-speed CMOS TTL-compatible dual 4:1 multiplexer/demultiplexer with 3-state outputs. The QS3253 is function and pinout compatible version of the 74F253, 74FCT253, and the 74ALS/AS/LS253 dual 4:1 multiplexers. The low ON resistance of the QS3253 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise.

Mux/Demux devices provide an order of magnitude faster speed than equivalent logic devices.

The QS3253 is characterized for operation at -40°C to +85°C.


FUNCTIONAL BLOCK DIAGRAM



INDUSTRIAL TEMPERATURE RANGE

FEBRUARY 2006

PIN CONFIGURATION



QSOP/S1 TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Supply Voltage to Ground	-0.5 to +7	٧
VTERM ⁽³⁾	DC Switch Voltage Vs	-0.5 to +7	V
VTERM ⁽³⁾	DC Input Voltage Vเง	-0.5 to +7	V
VAC	AC Input Voltage (pulse width ≤ 20ns)	-3	V
lout	DC Output Current	120	mA
Рмах	Maximum Power Dissipation (TA = 85°C)	0.5	W
Tstg	Storage Temperature	-65 to +150	°C

NOTE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

CAPACITANCE (TA = +25°C, f = 1MHz, Vin = 0V, Vout = 0V)

Pins		Тур.	Max. ⁽¹⁾	Unit
Control Inputs		4	5	рF
Quickswitch Channels	Demux	5	7	pF
(Switch OFF)	Mux	14	16	

NOTE

1. This parameter is guaranteed but not production tested.

PIN DESCRIPTION

Pin Names	I/O	Description		
lxx	I	Data Inputs		
S0 - S2	I	Select Inputs		
EA, EB	I	Enable Input		
YA, YB	0	Data Output		

FUNCTION TABLE(1)

Enable		Select		Outputs		
ĒΑ	ĒΒ	S ₁	S ₀	YA	YB	Function
Н	Х	Χ	Χ	Hi-Z	Х	Disconnected
Х	Н	Χ	Χ	Х	Hi-Z	Disconnected
L	L	L	L	loa	ЮВ	S1 - 0 = 0
L	L	L	Н	l1A	I1B	S1 - 0 = 1
L	L	Н	L	l2A	I2B	S1 - 0 = 2
L	L	Н	Н	I3A	Ізв	S1 - 0 = 3

NOTE:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
- Z = High-Impedence

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Industrial: $TA = -40^{\circ}C$ to $+85^{\circ}C$, $VCC = 5.0V \pm 5\%$


Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Level	Guaranteed Logic HIGH for Control Pins	2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW for Control Pins	_	_	0.8	V
lin	Input LeakageCurrent (Control Inputs)	$0V \le VIN \le VCC$	_	_	±1	μA
loz	Off-State Output Current (Hi-Z)	0V ≤ Vout ≤ Vcc	_	_	±1	μA
Ron	Switch ON Resistance	Vcc = Min., Vin = 0V, Ion = 30mA	_	5	7	Ω
		Vcc = Min., Vin = 2.4V, Ion =15mA	_	10	15	
VP	Pass Voltage ⁽²⁾	$V_{IN} = V_{CC} = 5V$, $I_{OUT} = -5\mu A$	3.7	4	4.2	V

NOTES:

- 1. Typical values are at Vcc = 5.0V, TA = 25°C.
- 2. Pass Voltage is guaranteed but not production tested.

TYPICAL ON RESISTANCE vs Vin AT Vcc = 5V





POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Max.	Unit
Iccq	Quiescent Power Supply Current	Vcc = Max., Vin = GND or Vcc, f = 0	3	μΑ
Δlcc	Power Supply Current per Control Input HIGH (2)	Vcc = Max., Vin = 3.4V, f = 0	1.5	mA
ICCD	Dynamic Power Supply Current per MHz ⁽³⁾	Vcc = Max., I and Y pins open	0.25	mA/MHz
		Control Inputs Toggling at 50% Duty Cycle		

NOTES:

- 1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
- 2. Per TLL driven input (V_{IN} = 3.4V, control inputs only). I and Y pins do not contribute to Δlcc.
- 3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The I and Y inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

 $T_A = -40$ °C to +85°C, $V_{CC} = 5.0V \pm 5\%$;


CLOAD = 50pF, RLOAD = 500Ω unless otherwise noted.

Symbol	Parameter	Min. ⁽¹⁾	Тур.	Max.	Unit
tPLH	Data Propagation Delay (2,3)	_	_	0.25	ns
t _{PHL}	Ix to Y				
tPZL	Switch Turn-on Delay	0.5	_	6.6	ns
tpzh	Sx to Y				
tpzL	Switch Turn-on Delay	0.5	_	6	ns
tpzh	Ex to Y				
tPLZ	Switch Turn-off Delay (2)	0.5	_	6	ns
tpHZ	Ex to Y, Sx to Y				

NOTES:

- 1. Minimums are guaranteed but not production tested.
- 2. This parameter is guaranteed but not production tested.
- 3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for C_L = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

ORDERING INFORMATION



Datasheet Document History

02/14/2011

Pg. 5

Updated the ordering information by removing the "IDT" notation, non RoHS part and by adding Tape and Reel information.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/