



THS3112 THS3115

www.ti.com

SLOS385C - SEPTEMBER 2001 - REVISED SEPTEMBER 2010

LOW-NOISE, HIGH-SPEED, CURRENT FEEDBACK AMPLIFIERS

Check for Samples: THS3112, THS3115

FEATURES


- Low Noise:
 - 2.9-pA/\sqrt{Hz} Noninverting Current Noise
 - 10.8-pA/VHz Inverting Current Noise
 - 2.2-nV/\(\sqrt{Hz}\) Voltage Noise
- Wide Supply Voltage Range: ±5 V to ± 15 V
- Wide Output Swing:
 - 25-V_{PP} Output Voltage, $R_L = 100 \Omega$, ±15-V Supply
- High Output Current: 150 mA (Min)
- High Speed:
 - 110-MHz (-3-dB BW, G = 1, ±15 V)
 - 1550-V/ μ s Slew Rate (G = 2, ±15 V)
- Low Distortion (G = 2):
 - 78 dBc (1 MHz, 2 V_{PP}, 100-Ω Load)
- Low-Power Shutdown (THS3115)
 - 300-µA Shutdown Quiescent Current per Channel
- Standard SOIC, SOIC PowerPAD[™], and TSSOP PowerPAD Packages
- Evaluation Module Available

APPLICATIONS

- Communication Equipment
- Video Distribution
- Motor Drivers
- Piezo Drivers

DESCRIPTION

The THS3112/5 are low-noise, high-speed current feedback amplifiers, ideal for any application requiring high output current. The low noninverting current noise of 2.9 pA/ $\sqrt{\text{Hz}}$ and the low inverting current noise of 10.8 pA/ $\sqrt{\text{Hz}}$ and the low inverting current noise of 10.8 pA/ $\sqrt{\text{Hz}}$ increase signal-to-noise ratios for enhanced signal resolution. The THS3112/5 can operate from ±5-V to ±15-V supply voltages, while drawing as little as 4.5 mA of supply current per channel. It offers low -78-dBc total harmonic distortion driving 2 V_{PP} into a 100- Ω load. The THS3115 features a low-power shutdown mode, consuming only 300- μ A shutdown quiescent current per channel. The THS3112/5 are packaged in standard SOIC, SOIC PowerPADTM, and TSSOP PowerPAD packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

THS3112 THS3115



SLOS385C - SEPTEMBER 2001 - REVISED SEPTEMBER 2010



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

			PTIONS ?			
T _A	SOIC-8 (D)	SOIC-8 PowerPAD (DDA)	SOIC-14 (D)	TSSOP-14 (PWP)	EVALUATION MODULES	
0°C to +70°C	THS3112CD	THS3112CDDA	THS3115CD	THS3115CPWP	THS3112EVM	
40°C to +85°C	THS3112ID	THS3112IDDA	THS3115ID	THS3115IPWP	THS3115EVM	

AVAILABLE OPTIONS⁽¹⁾

(1) For the most current specification and package information, refer to the Package Option Addendum located at the end of this data sheet or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature (unless otherwise noted).

		UNIT
Supply voltage, V_{CC+} to V_{CC-}		33 V
Input voltage		±V _{CC}
Output current (see ⁽²⁾)		275 mA
Differential input voltage		±4 V
Maximum junction temperature		+150°C
Total power dissipation at (or below) +	25°C free-air temperature	See Dissipation Ratings Table
Operating free air temperature T	Commercial	0°C to +70°C
Operating free-air temperature, T_A	Industrial	-40°C to +85°C
Storogo tomporaturo T	Commercial	–65°C to +125°C
Storage temperature, T_{stg}	Industrial	–65°C to +125°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The THS3122 and THS3125 may incorporate a PowerPAD[™] on the underside of the chip. This pad acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI Technical Brief SLMA002 for more information about utilizing the PowerPAD[™] thermally-enhanced package.

PACKAGE	θ_{JA}	T _A = +25°C POWER RATING
D-8	95°C/W ⁽¹⁾	1.32 W
DDA	67°C/W	1.87 W
D-14	66.6°C/W ⁽¹⁾	1.88 W
PWP	37.5°C/W	3.3 W

DISSIPATION RATINGS TABLE

(1) These data were taken using the JEDEC proposed high-K test PCB. For the JEDEC low-K test PCB, the θ_{JA} is 168°C/W for the D-8 package and 122.3°C/W for the D-14 package.



www.ti.com

SLOS385C - SEPTEMBER 2001 - REVISED SEPTEMBER 2010

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM MAX	UNIT
	Dual supply	±5	±15	V
Supply voltage, V_{CC+} to V_{CC-}	Single supply	10	30	v
	C-suffix	0	+70	**
Operating free-air temperature, T _A	I-suffix	-40	+85	°C

ELECTRICAL CHARACTERISTICS

Over operating free-air temperature range, $T_A = +25^{\circ}$ C, $V_{CC} = \pm 15$ V, $R_F = 750 \Omega$, and $R_L = 100 \Omega$ (unless otherwise noted). DYNAMIC PERFORMANCE

PARAMETER		TEST CONDITIONS			MIN TYP	MAX	UNIT
		B 1000		$V_{CC} = \pm 5 V$	95		
	Small signal handwidth (2 dD)	$R_{L} = 100\Omega \qquad \qquad R_{F} = 1 \ k\Omega, \ G = 1$	$R_F = 1 K\Omega, G = 1$	$V_{CC}=\pm 15 V$	110		
	Small-signal bandwidth (-3 dB)	D 400.0	, e	$V_{CC} = \pm 5 V$	103		N 41 I
BW		R _L = 100 Ω	2	$V_{CC}=\pm 15 V$	110		MHz
		D 750 0 0 0	750.0.0.2	$V_{CC} = \pm 5 V$	25		
	Bandwidth (0.1 dB)	$R_F = 750 \Omega, G = 2$		$V_{CC}=\pm 15 V$	48		
			V _O = 10 V _{PP}	$V_{CC} = \pm 15 V$	1550		
SR	Slew rate ⁽¹⁾ , $G = 8$	$G = 2, R_F = 680\Omega$		$V_{CC} = \pm 5 V$	820		V/µs
			$V_0 = 5 V_{PP}$	$V_{CC}=\pm 15 V$	1300		
		0.1	$V_{O} = 2 V_{PP}$	$V_{CC} = \pm 5 V$	50		
t _s	Settling time to 0.1%	G = -1	V _O = 5 V _{PP}	$V_{CC} = \pm 15 V$	63		ns

(1) Slew rate is defined from the 25% to the 75% output levels.

NOISE	E/DISTORTION PERF	ORMANCE					
	PARAME	TER	TEST CONDITION	NS	MIN TYP MAX	UNIT	
	Total harmonic distortion		$G = 2, R_F = 680 \Omega, V_{CC} = \pm 15 V,$	V _{O(PP)} = 2 V	-78	5	
			f = 1 MHz	V _{O(PP)} = 8 V	-75		
THD V _n			$\label{eq:G} \begin{array}{l} G=2,\ R_F=680\ \Omega,\ V_{CC}=\pm5\ V,\\ f=1\ MHz \end{array}$	V _{O(PP)} = 2 V	-76	dBc	
				V _{O(PP)} = 6 V	-74		
Vn	Input voltage noise		$V_{CC} = \pm 5 V, \pm 15 V$	f = 10 kHz	2.2	nV/√Hz	
		Noninverting Input	00 . , .	6 40 111-	2.9	pA/√Hz	
I _n	Input current noise	Inverting Input			10.8	prv vitiz	
	Crosstalk			$V_{CC} = \pm 5 V$	-67		
	CIOSSIAIK		$G = 2, f = 1 MHz, V_O = 2 V_{PP}$	$V_{CC}=\pm 15 V$	-67	dBc	
			C 2 D 150 O	$V_{CC} = \pm 5 V$	0.01	%	
			$G = 2, R_L = 150 \Omega$ 40 IRE modulation	V_{CC} = ±15 V	0.01	70	
			±100 IRE Ramp	$V_{CC} = \pm 5 V$	0.011	dograd	
	Differential phase e		NTSC and PAL	V _{CC} = ±15 V	0.011	degrees	

www.ti.com

STRUMENTS

ÈXAS

ELECTRICAL CHARACTERISTICS (continued)

Over operating free-air temperature range, $T_A = +25^{\circ}$ C, $V_{CC} = \pm 15$ V, $R_F = 750 \Omega$, and $R_L = 100 \Omega$ (unless otherwise noted). **DC PERFORMANCE**

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
			T _A = +25°C		6	10	
V _{IO}	Input offset voltage	servonage				13	
	Channel offerst voltage metabing		$T_A = +25^{\circ}C$		1	3	mV
	Channel offset voltage matching		$T_A = full range$			4	
	Offset drift		T _A = full range		10		µV/°C
	IN Input biog ourrent		T _A = +25°C			23	
	IN- Input bias current		T _A = full range			30	
I _{IB}	IN a langut biog gurrant	$v_{CC} = \pm 5 v, v_{CC} = \pm 15 v$	$T_A = +25^{\circ}C$		0.33	2	μA
	in+ input bias current	$V_{CC} = \pm 5 \text{ V}, \text{ V}_{CC} = \pm 15 \text{ V}$ N+ Input bias current	T _A = full range			3	
	Input offect ourrent		$T_A = +25^{\circ}C$		4	22	
I _{IO}	Input offset current	$V_{CC} = \pm 5 V, V_{CC} = \pm 15 V$	$T_A = full range$			30	μA
Z _{OL}	Open-loop transimpedance	$V_{CC} = \pm 5 V, V_{CC} = \pm 15 V$	$R_L = 1 k\Omega$		1		MΩ

INPUT (CHARACTERISTICS						
	PARAMETER	TEST CONDI	TIONS	MIN	ТҮР	MAX	UNIT
V	Input common mode veltage range	ge range $V_{CC} = \pm 5 V$		±2.5	±2.7		V
V _{ICR}	Input common-mode voltage range	$V_{CC}=\pm 15 V$	T _A = full range	±12.5	±12.7		V
		$V_{CC} = \pm 5 V.$	$T_A = +25^{\circ}C$	56	62		
		$V_{CC} = \pm 3 V$, $V_1 = -2.5 V$ to 2.5 V	T _A = full range	54			
CMRR	Common-mode rejection ratio		T _A = +25°C	63	67		dB
		$V_{CC} = \pm 15 \text{ V},$ $V_{I} = -12.5 \text{ V}$ to 12.5 V	T _A = full range	60			
D		IN+			1.5		MΩ
RI	Input resistance	IN–			15		Ω
CI	Input capacitance				2		pF

OUT	PUT CHARACTERISTICS									
	PARAMETER		TEST CONDI	TIONS		MIN	TYP	MAX	UNIT	
				$R_L = 1 k\Omega$	$T_A = +25^{\circ}C$		3.9			
		G = 4	$G = 4$, $V_I = 1 V$, $V_{CC} = \pm 5 V$,	$G = 4$ $V_{i} = 1 V_{i} V_{ab} = \pm 5 V_{i}$		$T_A = +25^{\circ}C$	3.6	3.8		V
V		0 - 4,	vi = 1 v, v(c = ±0 v,	$R_L = 100\Omega$	T _A = full range	3.4			v	
Vo	Output voltage swing			$R_L = 1 \ k\Omega$	T _A = +25°C		13.5			
		G = 4	V _I = 3.4 V, V _{CC} = ±15 V,		T _A = +25°C	12.2	13.3		V	
		0 - 4,	v = 0.4 v, v _C = ±10 v,	$R_L = 100\Omega$	T _A = full range	12			v	
		G = 4,	$V_{I} = 0.9 V, V_{CC} = \pm 5 V,$	$R_L = 25 \ \Omega$	$T_A = +25^{\circ}C$	100	130		mA	
I _O	Output current drive	G = 4,	$V_{I} = 1.7 V, V_{CC} = \pm 15 V,$	$R_L = 25 \Omega$	T _A = +25°C	175	270		mA	
r _o	Output resistance	Open loc	p				14		Ω	

4 Submit Documentation Feedback

Copyright © 2001–2010, Texas Instruments Incorporated



www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

Over operating free-air temperature range, $T_A = +25^{\circ}$ C, $V_{CC} = \pm 15$ V, $R_F = 750 \Omega$, and $R_L = 100 \Omega$ (unless otherwise noted).

POWER S	SUPPLY						
	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
		V	T _A = +25°C		4.4	5.5	
		$V_{CC} = \pm 5 V$	T _A = full range			6	
I _{CC}	Quiescent current (per channel)	\/ .4E\/	T _A = +25°C		4.9	6.5	mA
		$V_{CC} = \pm 15 V$	T _A = full range			7.5	
		N	T _A = +25°C	53	60		
		$V_{CC} = \pm 5 V$	T _A = full range	50			
PSRR	Power-supply rejection ratio	N	T _A = +25°C	60	69		dB
		$V_{CC} = \pm 15 V$	T _A = full range	55			

SHUTDOW	N CHARACTERISTICS (THS3115 Only)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{REF}	REF pin voltage level		V _{CC} -		$V_{CC+} - 4$	V
M		Enable			REF + 0.8	V
V _{SHDN}	SHUTDOWN pin voltage level	Disable	REF + 2			V
I _{CC(SHDN)}	Shutdown quiescent current (per channel)	REF = 0 V, V_{CC} = ±5 V to ±15 V		0.3	0.45	mA
t _{DIS}	Disable time ⁽¹⁾	$V_{CC}=\pm 15 V$		200		ns
t _{EN}	Enable time ⁽¹⁾	$V_{CC}=\pm 15 V$		300		ns
I _{IL(SHDN)}	Shutdown pin low level leakage current	V_{CC} = ±5 V to ±15 V, V_{SHDN} = 0 V, REF = 0 V		18	25	μA
I _{IH(SHDN)}	Shutdown pin high level leakage current	V_{CC} = ±5 V to ±15 V, V_{SHDN} = 3.3 V, REF = 0 V		110	130	μA


(1) Disable/enable time is defined as the time from when the shutdown signal is applied to the SHDN pin to when the supply current has reached half of its final value.

TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

			FIGURE
	Small-signal closed-loop gain	vs Frequency	Figure 1 to Figure 11, Figure 13, Figure 14
	Gain and phase	vs Frequency	Figure 12
	Small-signal closed-loop noninverting gain	vs Frequency	Figure 15, Figure 16
	Small-signal closed-loop inverting gain	vs Frequency	Figure 17, Figure 18
	Small- and large-signal output	vs Frequency	Figure 19, Figure 20
	Harmonic distortion	vs Frequency	Figure 20, Figure 21
	Harmonic distortion	vs Peak-to-peak output voltage	Figure 23, Figure 24
V _n , I _n	Voltage noise and current noise	vs Frequency	Figure 25
CMRR	Common-mode rejection ratio	vs Frequency	Figure 26
PSRR	Power-supply rejection ratio	vs Frequency	Figure 27
	Crosstalk	vs Frequency	Figure 28
zo	Output impedance	vs Frequency	Figure 29
SR	Slew rate	vs Output voltage step	Figure 30
	land off a star barra	vs Free-air temperature	Figure 31
V _{IO}	Input offset voltage	vs Common-mode input voltage	Figure 32
I _B	Input bias current	vs Free-air temperature	Figure 33
Vo	Output voltage	vs Output current	Figure 34, Figure 35
	Output voltage headroom	vs Output current	Figure 36
I _{CC}	Supply current (per channel)	vs Supply voltage	Figure 37
	Shutdown response		Figure 38

Copyright © 2001–2010, Texas Instruments Incorporated




6

Copyright © 2001–2010, Texas Instruments Incorporated


Texas

INSTRUMENTS

Product Folder Link(s): THS3112 THS3115



Copyright © 2001–2010, Texas Instruments Incorporated





8

Copyright © 2001–2010, Texas Instruments Incorporated

www.ti.com








Copyright © 2001–2010, Texas Instruments Incorporated

www.ti.com





SLOS385C – SEPTEMBER 2001 – REVISED SEPTEMBER 2010

APPLICATION INFORMATION

Maximum Slew Rate for Repetitive Signals

The THS3115 and THS3112 are recommended for high slew rate pulsed applications where the internal nodes of the amplifier have time to stabilize between pulses. It is recommended to have at least a 20-ns delay between pulses.

The THS3115 and THS3112 are not recommended for applications with repetitive signals (sine, square, sawtooth, or other) that exceed 900 V/ μ s. Using the part in these applications results in excessive current draw from the power supply and possible device damage.

For applications with high slew rate, repetitive signals, the THS3091 and THS3095 (single versions), or THS3092 and THS3096 (dual versions) are recommended.

Wideband, Noninverting Operation

The THS3115 and THS3112 are unity gain stable 100-MHz current-feedback operational amplifiers, designed to operate from a \pm 5-V to \pm 15-V power supply.

Figure 39 shows the THS3115 in a noninverting gain of 2-V/V configuration used to generate the typical characteristic curves. Most of the curves were characterized using signal sources with $50-\Omega$ source impedance and with measurement equipment that presents a $50-\Omega$ load impedance.




Figure 39. Wideband, Noninverting Gain Configuration

Current-feedback amplifiers are highly dependent on the feedback resistor R_F for maximum performance and stability. Table 1 shows the optimal gain setting resistors R_F and R_G at different gains to give maximum bandwidth with minimal peaking in the frequency response. Higher bandwidths can be achieved, at the expense of added peaking in the frequency response, by using even lower values for R_F . Conversely, increasing R_F decreases the bandwidth, but stability is improved.

Table 1. Recommended Resistor Values for Optimum Frequency Response

THS3115 and THS3112 R_F and R_G VALUES FOR MINIMAL PEAKING WITH R_L = 50 $\Omega,$ ±5-V to ±15-V POWER SUPPLY										
GAIN (V/V)										
1	—	1 k								
2	750	750								
4	187	560								
8	28.7	200								
-1	750	750								
-4	140	560								
-8	53.6	430								

Wideband, Inverting Operation

Figure 40 shows the THS3115 in a typical inverting gain configuration designed for $50-\Omega$ input/output.




Figure 40. Wideband, Inverting Gain Configuration

Single-Supply Operation

The THS3115 and THS3112 have the capability to operate from a single supply voltage ranging from 10 V to 30 V. When operating from a single power supply, biasing the input and output at mid-supply allows for the maximum output voltage swing. The circuits in Figure 41 show inverting and noninverting amplifiers configured for single-supply operation.




Figure 41. DC-Coupled, Single-Supply Operation

Video Distribution

The wide bandwidth, high slew rate, and high output drive current of the THS3115 and THS3112 match the demands for video distribution to deliver video signals down multiple cables. To ensure high signal quality with minimal degradation of performance, a 0.1-dB gain flatness should be at least 7x the passband frequency to minimize group delay variations from the amplifier. A high slew rate minimizes distortion of the video signal, and supports component video and RGB video signals that require fast transition times and fast settling times for high signal quality. Figure 42 illustrates a typical video distribution amplifier application configuration.




Figure 42. Video Distribution Amplifier Application

Driving Capacitive Loads

Applications such as FET drivers and line drivers can be highly capacitive and cause stability problems for high-speed amplifiers.

Figure 43 through Figure 49 show recommended methods for driving capacitive loads. The basic idea is to use a resistor or ferrite chip to isolate the phase shift at high frequency caused by the capacitive load from the amplifier feedback path. See Figure 43 for recommended resistor values versus capacitive load.




Figure 43. Recommended R_{ISO} vs Capacitive Load

INSTRUMENTS

Texas



Placing a small series resistor, R_{ISO} , between the amplifier output and the capacitive load, as shown in Figure 44, is an easy way of isolating the load capacitance.




Figure 44. Resistor to Isolate Capacitive Load

Using a ferrite chip in place of R_{ISO}, as Figure 45 shows, is another approach of isolating the output of the amplifier. The ferrite impedance characteristic versus frequency is useful to maintain the low frequency load independence of the amplifier while isolating the phase shift caused by the capacitance at high frequency. Use a ferrite with similar impedance to R_{ISO}, 20 Ω to 50 Ω , at 100 MHz and low impedance at dc.




Figure 45. Ferrite Bead to Isolate Capacitive Load

Figure 46 shows another method used to maintain the low-frequency load independence of the amplifier while isolating the phase shift caused by the capacitance at high frequency. At low frequency, feedback is mainly from the load side of R_{ISO}. At high frequency, the feedback is mainly via the 27-pF capacitor. The resistor R_{IN} in series with the negative input is used to stabilize the amplifier and should be equal to the recommended value of R_F at unity gain. Replacing R_{IN} with a ferrite of similar impedance at about 100 MHz as shown in Figure 47 gives similar results with reduced dc offset and low frequency noise.

SLOS385C - SEPTEMBER 2001 - REVISED SEPTEMBER 2010




Figure 46. Feedback Technique with Input Resistor for Capacitive Load




Figure 47. Feedback Technique with Input Ferrite Bead for Capacitive Load



SLOS385C - SEPTEMBER 2001 - REVISED SEPTEMBER 2010

Figure 48 shows a configuration that uses two amplifiers in parallel to double the output drive current to larger capacitive loads. This technique is used when more output current is needed to charge and discharge the load faster as when driving large FET transistors.




Figure 48. Parallel Amplifiers for Higher Output Drive

Figure 49 shows a push-pull FET driver circuit typical of ultrasound applications with isolation resistors to isolate the gate capacitance from the amplifier.




Figure 49. PowerFET Drive Circuit

Saving Power with Shutdown Functionality and Setting Threshold Levels with the Reference Pin

The THS3115 features a shutdown pin (SHUTDOWN) that lowers the quiescent current from 4.9 mA/amp down to 300 μ A/amp, ideal for reducing system power.

The shutdown pin of the amplifier defaults to the REF pin voltage in the absence of an applied voltage, putting the amplifier in the normal on mode of operation. To turn off the amplifier in an effort to conserve power, the shutdown pin can be driven towards the positive rail. The threshold voltages for power-on and power-down (or shutdown) are relative to the supply rails and are given in the *Shutdown Characteristics* table. Below the *Enable* threshold voltage, the device is on. Above the *Disable* threshold voltage, the device is off. Behavior between these threshold voltages is not specified.

Note that this shutdown functionality is self-defining: the amplifier consumes less power in shutdown mode. The shutdown mode is not intended to provide a high-impedance output. In other words, the shutdown functionality is not intended to allow use as a 3-state bus driver. When in shutdown mode, the impedance looking back into the output of the amplifier is dominated by the feedback and gain setting resistors, but the output impedance of the device itself varies depending on the voltage applied to the outputs.

As with most current feedback amplifiers, the internal architecture places some limitations on the system when in shutdown mode. Most notably is the fact that the amplifier actually turns *on* if there is a ±0.7 V or greater difference between the two input nodes (IN+ and IN–) of the amplifier. If this difference exceeds ±0.7 V, the output of the amplifier creates an output voltage equal to approximately [(IN+ – IN–) – 0.7V] × Gain. Also, if a voltage is applied to the output while in shutdown mode, the IN– node voltage is equal to $V_{O(applied)} \times R_G/(R_F + R_G)$. For low gain configurations and a large applied voltage at the output, the amplifier may actually turn on because of the behavior described here.

The time delays associated with turning the device on and off are specified as the time it takes for the amplifier to reach either 10% or 90% of the final output voltage. The time delays are in the order of microseconds because the amplifier moves in and out of the linear mode of operation in these transitions.



Power-Down Reference Pin Operation

In addition to the shutdown pin, the THS3115 features a reference pin (REF) which allows the user to control the enable or disable power-down voltage levels applied to the SHUTDOWN pin. In most split-supply applications, the reference pin is connected to ground. In either case, the user needs to be aware of voltage-level thresholds that apply to the shutdown pin. Table 2 shows examples and illustrate the relationship between the reference voltage and the shutdown thresholds. In the table, the threshold levels are derived by the following equations:

SHUTDOWN \leq REF + 0.8 V for enable SHUTDOWN \geq REF + 2V for disable

Where the usable range at the REF pin is:

 $V_{CC-} \le V_{REF} \le (V_{CC+} - 4V)$

The recommended mode of operation is to tie the REF pin to midrail, therefore setting the enable/disable thresholds to $V_{(midrail)} + 0.8$ V and $V_{(midrail)} = 2$ V, respectively.

Table 2. Shutdown Threshold Voltage Levels

SUPPLY VOLTAGE (V)	REFERENCE PIN VOLTAGE (V)	ENABLE LEVEL (V)	DISABLE LEVEL (V)
±15, ±5	0	0.8	2.0
±15	2.0	2.8	4.0
±15	-2.0	-1.2	0
±5	1.0	1.8	3.0
±5	-1.0	-0.2	1.0
+30	15.0	15.8	17
+10	5.0	5.8	7.0

Note that if the REF pin is left unterminated, it floats to the positive rail and falls outside of the recommended operating range given above $V_{CC-} \leq V_{REF} \leq (V_{CC+} - 4V)$. As a result, it no longer serves as a reliable reference for the SHUTDOWN pin, and the enable/disable thresholds given above no longer apply. If the SHUTDOWN pin is also left unterminated, it floats to the positive rail and the device is disabled. If balanced, split supplies are used $(\pm V_{CC})$ and the REF and SHUTDOWN pins are grounded, the device is enabled.

Printed-Circuit Board Layout Techniques for Optimal Performance

SLOS385C - SEPTEMBER 2001 - REVISED SEPTEMBER 2010

Achieving optimum performance with high-frequency amplifiers such as the THS3115 and THS3112 requires careful attention to board layout parasitic and external component types. Recommendations that optimize performance include:

- Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output and input pins can cause instability. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.
- Minimize the distance [0.25 inch, (6,4 mm)] from the power-supply pins to high-frequency 0.1-µF and 100-pF decoupling capacitors. At the device pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. The power-supply connections should always be decoupled with these capacitors. Larger (6.8 µF or more) tantalum decoupling capacitors, effective at lower frequencies, should also be used on the main supply pins. These capacitors may be placed somewhat farther from the device and may be shared among several devices in the same area of the printed circuit board (PCB).
- Careful selection and placement of external preserve high-frequency components the performance of the THS3115 and THS3112. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter overall layout. Again, keep the leads and PCB trace length as short as possible. Never use wirebound type resistors in a high-frequency application. Because the output pin and inverting input pins are the most sensitive to parasitic capacitance, always position the feedback and series output resistors, if any, as close as possible to the inverting input pins and output pins. Other network components, such as input termination resistors, should be placed close to the gain-setting resistors. Even with a low parasitic capacitance that shunts the external resistors, excessively high resistor values can create significant time constants that can degrade performance. Good metal-film axial or surface-mount resistors have approximately 0.2 pF in shunt with the resistor. For resistor values greater than 2.0 k Ω , this parasitic capacitance can add a pole and/or a zero that can affect circuit operation. Keep resistor values as low as possible, consistent with load driving considerations.

Submit Documentation Feedback


Connections to other wideband devices on the board may be made with short direct traces or through onboard transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces [0.05 inch (1.3 mm) to 0.1 inch (2,54 mm)] should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and determine if isolation resistors on the outputs are necessary. Low parasitic capacitive loads (less than 4 pF) may not need an R_S because the and THS3112 are THS3115 nominally compensated to operate with a 2-pF parasitic load. Higher parasitic capacitive loads without an R_S are allowed as the signal gain increases (thus increasing the unloaded phase margin). If a long trace is required, and the 6-dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched-impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50- Ω environment is not necessary onboard, and in fact, a higher impedance environment improves distortion as shown in the distortion versus load plots. With a characteristic board trace impedance based on board material and trace dimensions, a matching series resistor into the trace from the output of the THS3115/THS3112 is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance is the parallel combination of the shunt resistor and the input impedance of the destination device: this total effective impedance should be set to match the trace impedance. If the 6-dB attenuation of а doubly-terminated transmission line is unacceptable, long trace can be а series-terminated at the source end only. Treat the trace as a capacitive load in this case. This configuration does not preserve signal integrity as well as a doubly-terminated line. If the input impedance of the destination device is low, there is some signal attenuation as a result of the voltage divider formed by the series output into the terminating impedance.



• Socketing a high-speed device such as the THS3115 and THS3112 is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network which can make it almost impossible to achieve a smooth, stable frequency response. Best results are obtained by soldering the THS3115/THS3112 amplifiers directly onto the board.

PowerPAD[™] Design Considerations

The THS3115 and THS3112 are available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted [see Figure 50(a) and Figure 50(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 50(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad. Note that devices such as the THS311x have no electrical connection between the PowerPAD and the die.






The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.

Copyright © 2001–2010, Texas Instruments Incorporated



PowerPAD[™] Layout Considerations



Dimensions are in inches (millimeters).

Figure 51. DGN PowerPAD PCB Etch and Via Pattern

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.

- 1. PCB with a top side etch pattern as shown in Figure 51.
- 2. Place five holes in the area of the thermal pad. These holes should be 0.01 inch (0.254 mm) in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. These vias help dissipate the heat generated by the THS3115/THS3112 IC. These additional vias may be larger than the 0.01-inch (0,254-mm) diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane. Note that the PowerPAD is electrically isolated from the silicon and all leads. Connecting the PowerPAD to any potential voltage, such as V_{S-} , is acceptable as there is no electrical connection to the silicon.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This resistance makes the soldering of vias that have plane connections easier. In this application; however, low thermal resistance is desired for the most efficient heat

SLOS385C - SEPTEMBER 2001 - REVISED SEPTEMBER 2010

transfer. Therefore, the holes under the THS3115/THS3112 PowerPAD package should make the connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.

- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This configuration prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This procedure results in a part that is properly installed.

Power Dissipation and Thermal Considerations

The THS3115 and THS3112 incorporate automatic thermal shutoff protection. This protection circuitry shuts down the amplifier if the junction temperature exceeds approximately +160°C. When the junction temperature reduces to approximately +140°C, the amplifier turns on again. However, for maximum performance and reliability, the designer must take care to ensure that the design does not exceed a junction temperature of +125°C. Between +125°C and +150°C, damage does not occur, but the performance of the amplifier begins to degrade and reliabilitv lona-term suffers. thermal The characteristics of the device are dictated by the package and the PCB. Maximum power dissipation for a given package can be calculated using the following formula.

$$P_{DMax} = \frac{T_{max} - T_A}{\theta_{JA}}$$

where:

- P_{DMax} is the maximum power dissipation in the amplifier (W)
- T_{max} is the absolute maximum junction temperature (°C)
- T_A is the ambient temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

where:

- θ_{IC} is the thermal coefficient from the silicon junctions to the case (°C/W)
- θ_{CA} is the thermal coefficient from the case to ambient air (°C/W)


Copyright © 2001–2010, Texas Instruments Incorporated

For systems where heat dissipation is more critical, the THS3115 and THS3112 are also available in an 8-pin MSOP with PowerPAD package that offers even better thermal performance. The thermal the PowerPAD packages coefficient for are substantially improved over the traditional SOIC. Maximum power dissipation levels are depicted in Figure 52 for the available packages. The data for the PowerPAD packages assume a board layout that follows the PowerPAD layout guidelines discussed above and detailed in the PowerPAD application note (literature number SLMA002). Figure 52 also illustrates the effect of not soldering the PowerPAD to thermal impedance increases PCB. The а substantially, which may cause serious heat and performance issues. Always solder the PowerPAD to the PCB for optimum performance.

When determining whether or not the device satisfies the maximum power dissipation requirement, it is important to not only consider quiescent power dissipation, but also dynamic power dissipation. Often times, this type of dissipation is difficult to quantify because the signal pattern is inconsistent, but an estimate of the RMS power dissipation can provide visibility into a possible problem.



www.ti.com



Results shown are with no air flow and PCB size of 3 in \times 3 in (76,2 mm \times 76,2 mm).

- θ_{JA} = 58.4°C/W for 8-pin MSOP with PowerPAD (DGN package)
- $\theta_{JA} = 95^{\circ}$ C/W for 8-pin SOIC High-K test PCB (D package)
- $\theta_{JA} = 158^{\circ}C/W$ for 8-pin MSOP with PowerPAD without solder

Figure 52. Maximum Power Dissipation vs Ambient Temperature



SLOS385C - SEPTEMBER 2001 - REVISED SEPTEMBER 2010

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Unan	ges from Revision B (October, 2009) to Revision C Pag	Э
• Co	orrected pin designations for TSSOP pinout drawing	1
• De	eleted Shutdown pin input levels parameters from Recommended Operating Conditions table	3
• Ac	dded V _{REF} parameter to Shutdown Characteristics table	5
• Ac	dded V _{SHDN} parameter to Shutdown Characteristics table	5
	hanged reference to GND pin to "REF" in <i>Shutdown quiescent current</i> parameter test conditions in Shutdown haracteristics table	5
• Ac	dded REF = 0 V to test conditions for I _{IL(SHDN)} parameter in Shutdown Characteristics table	5
• Ac	dded REF = 0 V to test conditions for I _{IH(SHDN)} parameter in Shutdown Characteristics table	5
• Re	evised Saving Power with Shutdown Functionality and Setting Threshold Levels with the Reference Pin section 1	4
• U	pdated Power-Down Reference Pin Operation section; changed references to V _{S-} , V _{S+} to V _{CC-} , V _{CC+}	5

•	Updated document format to conform to current standards	1
•	Deleted lead temperature specification from Absolute Maximum Ratings table	2
•	Added Application Information section	11



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
THS3112CD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	3112C	
THS3112CDDA	LIFEBUY	SO PowerPAD	DDA	8	75	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	3112C	
THS3112CDR	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	3112C	
THS3112ID	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	31121	
THS3112IDDA	LIFEBUY	SO PowerPAD	DDA	8	75	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	31121	
THS3112IDDAR	LIFEBUY	SO PowerPAD	DDA	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	31121	
THS3115CPWP	ACTIVE	HTSSOP	PWP	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	HS3115C	Samples
THS3115CPWPR	ACTIVE	HTSSOP	PWP	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	HS3115C	Samples
THS3115ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	THS3115I	Samples
THS3115IPWP	ACTIVE	HTSSOP	PWP	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS3115I	Samples
THS3115IPWPR	ACTIVE	HTSSOP	PWP	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HS3115I	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal								D		r.		t.
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS3112CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS3112IDDAR	SO PowerPAD	DDA	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS3115CPWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
THS3115IPWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS3112CDR	SOIC	D	8	2500	350.0	350.0	43.0
THS3112IDDAR	SO PowerPAD	DDA	8	2500	350.0	350.0	43.0
THS3115CPWPR	HTSSOP	PWP	14	2000	350.0	350.0	43.0
THS3115IPWPR	HTSSOP	PWP	14	2000	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
THS3112CD	D	SOIC	8	75	505.46	6.76	3810	4
THS3112CDDA	DDA	HSOIC	8	75	505.46	6.76	3810	4
THS3112ID	D	SOIC	8	75	505.46	6.76	3810	4
THS3112IDDA	DDA	HSOIC	8	75	505.46	6.76	3810	4
THS3115CPWP	PWP	HTSSOP	14	90	530	10.2	3600	3.5
THS3115ID	D	SOIC	14	50	505.46	6.76	3810	4
THS3115IPWP	PWP	HTSSOP	14	90	530	10.2	3600	3.5

GENERIC PACKAGE VIEW

DDA 8

PowerPAD[™] SOIC - 1.7 mm max height PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PWP 14

GENERIC PACKAGE VIEW

PowerPAD TSSOP - 1.2 mm max height

4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






PWP0014K



PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




PWP0014K

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




PWP0014K

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated