General Description

The 83PN15639 is a programmable LVPECL synthesizer that is "forward" footprint compatible with standard 5mm x 7mm oscillators. The device uses IDT's fourth generation FemtoClock[®] NG technology for an optimum of high clock frequency and low phase noise performance. Forward footprint compatibility means that a board designed to accommodate the crystal oscillator interface and the optional control pins are also fully compatible with a canned oscillator footprint - the canned oscillator will drop onto the 10-VFQFN footprint for second sourcing purposes. This capability provides designers with programability and lead time advantages of silicon/crystal based solutions while maintaining compatibility with industry standard 5mm x 7mm oscillator footprints for ease of supply chain management. Oscillator-level performance is maintained with IDT's 4th Generation FemtoClock[®] NG PLL technology, which delivers sub 0.2ps RMS phase jitter.

The 83PN15639 defaults to 156.25MHz using a 25MHz crystal but can also be set to one of four different frequency multiplier settings to support a wide variety of applications. The table below shows some of the more common application settings.

Features

- Fourth Generation FemtoClock[®] NG technology
- Footprint compatible with 5mm x 7mm differential oscillators
- One differential LVPECL output pair
- Crystal oscillator interface which can also be overdriven using a single-ended reference clock
- Output frequency: 100MHz 156.25390625MHz
- Crystal/input frequency: 25MHz, 12pF parallel resonant crystal
- VCO range: 2GHz 2.5GHz
- RMS phase jitter @ 156.25MHz, 10kHz 1MHz: 0.179ps (typical)
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Lead-free (RoHS 6) packaging

FSEL1, FSEL0	XTAL (MHz)	Output Frequency (MHz)	Application(s)
00	25	100	PCI Express
01	25	125	Ethernet
10	25	150	SAS, Embedded Processor
11 (default)	25	156.25	10 Gigabit Ethernet (default)
11 (default)	25.000625	156.25390625	10 GbE, Frequency Margining (+25ppm)

Common Applications and Settings





10-Lead VFQFN 5mm x 7mm x 1mm package body NR Package Top View

Block Diagram



Pin Descriptions and Characteristics

Table 1. Pin Descriptions

Number	Name	Ту	ре	Description
1	OE	Input	Pullup	Output enable. LVCMOS/LVTTL interface levels.
2	RESERVED	Reserve		Reserved pin. Do not connect.
3	V _{EE}	Power		Negative supply pin.
4, 5	XTAL_OUT XTAL_IN	Input		Crystal oscillator interface XTAL_IN is the input, XTAL_OUT is the output.
6, 7	Q, nQ	Output		Differential output pair. LVPECL interface levels.
8	V _{CC}	Power		Power supply pin.
9	FSEL0	Input	Pullup	Output divider control inputs. Sets the output divider value to one of four values. LVCMOS/LVTTL interface levels.
10	FSEL1	Input	Pullup	Output divider control inputs. Sets the output divider value to one of four values. LVCMOS/LVTTL interface levels.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance	OE, FSEL0, FSEL1		3.5		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{CC}	3.63V
Inputs, V _I XTAL_IN Other Inputs	0V to 2V -0.5V to V _{CC} + 0.5V
Outputs, I _O Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, θ_{JA}	36.8°C/W (0 mps)
Storage Temperature, T _{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Power Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current			120	140	mA

Table 4B. Power Supply DC Characteristics, V_{CC} = 2.5V ± 5%, V_{EE} = 0V, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Power Supply Voltage		2.375	2.5	2.625	V
I _{EE}	Power Supply Current			117	135	mA

Table 4C. LVCMOS/LVTTL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$ or 2.5V $\pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	In most I limb Malta na		V _{CC} = 3.465V	2		V _{CC} + 0.3	V
V _{IH} Input High V		laye	V _{CC} = 2.625V	1.7		V _{CC} + 0.3	V
M	Input Low Voltage		V _{CC} = 3.465V	-0.3		0.8	V
۷L			V _{CC} = 2.625V	-0.3		0.7	V
I _{IH}	Input High Current	OE, FSEL[1:0]	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μA
I _{IL}	Input Low Current	OE, FSEL[1:0]	$V_{CC} = 3.465 V \text{ or } 2.625 V, V_{IN} = 0 V$	-150			μA

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{CC} – 1.3		V _{CC} – 0.8	V
V _{OL}	Output Low Voltage; NOTE 1		V _{CC} – 2.0		V _{CC} – 1.6	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.5		1.0	V

Table 4D. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$ or 2.5V $\pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to 85°C

NOTE 1: Outputs termination with 50 Ω to V_{CC} – 2V.

Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamental		
Frequency			25		MHz
			25.000625		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

AC Electrical Characteristics

Table 6. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{OUT}	Output Frequency		100		156.25390625	MHz
/jit(∅) RMS Phase Jitter (Ra NOTE 1		156.25MHz, Integration Range: 10kHz – 1MHz		0.179	0.220	ps
	RMS Phase Jitter (Random);	150MHz, Integration Range: 12kHz – 20MHz		0.249	0.316	ps
	NOTE 1	125MHz, Integration Range: 12kHz – 20MHz		0.241	0.306	ps
		100MHz, Integration Range: 12kHz – 20MHz		0.249	0.316	ps
<i>t</i> jit(cc)	Cycle-to-Cycle Jitter; NOTE 2				20	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	100		400	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 25MHz, 12pF resonant crystal.

NOTE 1: Please refer to the Phase Noise plots.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

Parameter Measurement Information



3.3V LVPECL Output Load AC Test Circuit



RMS Phase Jitter



Output Rise/Fall Time



2.5V LVPECL Output Load AC Test Circuit



Cycle-to-Cycle Jitter



Output Duty Cycle/Pulse Width/Period

Applications Information

Recommendations for Unused Input Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pullup resistor; additional resistance is not required but can be added for additional protection. A 1k Ω resistor can be used.

VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 1*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be

12mils to 13mils (0.30mm to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.



Figure 1. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

Overdriving the XTAL Interface

The XTAL_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/nS. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *Figure 2A* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50 Ω applications, R1 and R2 can be 100 Ω . This can also be accomplished by removing R1 and changing R2 to 50 Ω . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. *Figure 2B* shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.



Figure 2A. General Diagram for LVCMOS Driver to XTAL Input Interface



Figure 2B. General Diagram for LVPECL Driver to XTAL Input Interface

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.



Figure 3A. 3.3V LVPECL Output Termination



Figure 3B. 3.3V LVPECL Output Termination

Termination for 2.5V LVPECL Outputs

Figure 4A and *Figure 4B* show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 Ω to V_{CC} – 2V. For V_{CC} = 2.5V, the V_{CC} – 2V is very close to ground level. The R3 in Figure 4B can be eliminated and the termination is shown in *Figure 4C*.



Figure 4A. 2.5V LVPECL Driver Termination Example



Figure 4C. 2.5V LVPECL Driver Termination Example



Figure 4B. 2.5V LVPECL Driver Termination Example

Schematic Example

Figure 5 shows an example 83PN15639 application schematic in which the device is operated at V_{CC} = +3.3V. The schematic example focuses on functional connections and is intended as an example only and may not represent the exact user configuration. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set. For example OE and FSEL[1:0] can be configured from an FPGA instead of set with pull up and pull down resistors as shown.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise, so to achieve optimum jitter performance isolation of the V_{CC} pin from power supply is required. In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1µF capacitor on the V_{CC} pin must be placed on the device side with direct return to the ground plane though vias. The remaining filter components can be on the opposite side of the PCB.

Power supply filter component recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.



Figure 5. 83PN15639 Application Schematic

Power Considerations

This section provides information on power dissipation and junction temperature for the 83PN15639. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 83PN15639 is the sum of the core power plus the power dissipation due to the load. The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipation due to the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 140mA = 485.1mW
- Power (outputs)_{MAX} = 32mW/Loaded Output pair

Total Power_MAX (3.465V, with all outputs switching) = 485.1mW + 32mW = 517.1mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 36.8°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.517W * 36.8^{\circ}C/W = 104^{\circ}C$. This is below the limit of $125^{\circ}C$.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance θ_{JA} for 10-Lead VFQFN, Forced Convection

θ_{JA} by Velocity					
Meters per Second	0	1	2		
Multi-Layer PCB, JEDEC Standard Test Boards	36.8°C/W	31.7°C/W	30.1°C/W		

3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

The LVPECL output driver circuit and termination are shown in Figure 6.



Figure 6. LVPECL Driver Circuit and Termination

To calculate power dissipation due to the load, use the following equations which assume a 50 Ω load, and a termination voltage of V_{CC} – 2V.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} 0.8V$ ($V_{CC_MAX} - V_{OH_MAX}$) = 0.8V
- For logic low, $V_{OUT} = V_{OL_MAX} = V_{CC_MAX} 1.6V$ ($V_{CC_MAX} - V_{OL_MAX}$) = 1.6V

Pd_H is power dissipation when the output drives high.

 $\ensuremath{\mathsf{Pd}_L}$ is the power dissipation when the output drives low.

 $\mathsf{Pd}_{-}\mathsf{H} = [(\mathsf{V}_{\mathsf{OH}_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}))/\mathsf{R}_{\mathsf{L}}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OH}_\mathsf{MAX}}) = [(2\mathsf{V} - 0.8\mathsf{V})/50\Omega] * 0.8\mathsf{V} = \mathbf{19.2mW}$

 $\mathsf{Pd}_{L} = [(\mathsf{V}_{\mathsf{OL}_\mathsf{MAX}} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - 2\mathsf{V}))/\mathsf{R}_{L}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}) = [(2\mathsf{V} - (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}))/\mathsf{R}_{L}] * (\mathsf{V}_{\mathsf{CC}_\mathsf{MAX}} - \mathsf{V}_{\mathsf{OL}_\mathsf{MAX}}) = [(2\mathsf{V} - 1.6\mathsf{V})/50\Omega] * 1.6\mathsf{V} = \mathbf{12.8mW}$

Total Power Dissipation per output pair = Pd_H + Pd_L = 32mW

Reliability Information

Table 8. θ_{JA} vs. Air Flow Table for a 10-Lead VFQFN

	θ_{JA} vs. Air Flow		
Meters per Second	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	36.8°C/W	31.7°C/W	30.1°C/W

Transistor Count

The transistor count for 83PN15639 is: 47,515

10-Lead VFQFN, NR Suffix Package Outline



10-Lead VFQFN, NR Suffix Package Outline, continued

TOLERANCE OF FORM AND POSITION aaa 0.15 Image: Common series of the series of	TOLERANCE OF FORM AND POSITION aaa 0.15 Image: Common commentation of the second commentat	TOLERANCE OF FORM AND POSITION aaa 0.15 Image: Common commentation of the second commentat				(COMMON D	DIMENSION			
aaa 0.15	aaa 0.15	aaa 0.15		TC	DLERANCE	OF FORM AND	POSITION				
bbb 0.10 Image: Color description of the state of th	bbb 0.10 Image: Common Dimension COMMON DIMENSION Common Dimension SYMBOL MIN NOM MAX A 0.80 0.90 1.00 A1 0.00 0.002 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Thin Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	bbb 0.10 Image: Color of the second	aaa	0.1	5						
CCC 0.10 COMMON DIMENSION SYMBOL MIN NOM MAX A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Thin Pin #1 ID 100/2.54 10 5.00X7.00 VNJR-1 R0.30	CCC 0.10 COMMON DIMENSION SYMBOL MIN NOM MAX A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Body Very Very Thin Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	CCC 0.10 Image: color system COMMON DIMENSION V : Very thin SYMBOL MIN NOM MAX A 0.80 0.90 100 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Body Very Very Thin Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	bbb	0.1	0						
COMMON DIMENSION SYMBOL MIN NOM MAX A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Thin Pin #1 ID Pitch (e1 & e2) Count Size Variation Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	COMMON DIMENSION SYMBOL V: Very thin A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Thin Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	COMMON DIMENSION SYMBOL MIN NOM MAX A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Thin Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	CCC	0.1	0						
COMMON DIMENSION SYMBOL V: Very thin MIN NOM MAX A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Thin Pin #1 ID 1:00/2.54 10 5.00X7.00 VNUR-1 R0.30	COMMON DIMENSION SYMBOL V: Very thin MAX A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Count Size Variation Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	SYMBOL V: Very thin A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Thin Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30									
SYMBOL MIN NOM MAX A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Thin Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	SYMBOL MIN NOM MAX A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Body Very Very Thin Pin #1 ID Pitch (el & e2) Count 5.00X7.00 VNJR-1 R0.30 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	SYMBOL MIN NOM MAX A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Thin Pitch (e1 & e2) Count Size Variation 1.00/2.54 10 5.00X7.00 VNUR-1 R0.30			1	(COMMON D	DIMENSION			
MIN NOM MAX A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Thin Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	MIN NOM MAX A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Thin Pitch (e1 & e2) Count Size Variation Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	MIN NUM MUAA A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 1, 2 Lead Lead Body Very Very Thin Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	S	YMBOL				V :	Very thin		
A 0.00 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Thin Pitch (e1 & e2) Count Size Variation 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	A 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Thin Pin #1 ID 100/2.54 10 5.00X7.00 VNJR-1 R0.30	A 0.80 0.90 1.00 A1 0.00 0.02 0.05 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Very Thin Pin #1 ID Pitch (e1 & e2) Count Size Variation Pin #1 ID 1.00/2.54 10 5.00X7.00 VNUR-1 R0.30		٨		MIN					MAX 1.00
Ai 0.00 0.02 0.03 NOTES 1, 2 1, 2 1, 2 Summary Table Image: Count Size Variation Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	Ai 0.00 0.02 0.03 NOTES 1, 2 1, 2 1, 2 Summary Table Lead Lead Body Very Very Thin Pin #1 ID Pitch (e1 & e2) Count Size Variation Pin #1 ID 1.00/2.54 10 5.00X7.00 VNUR-1 R0.30	Ait 0.00 0.02 0.03 NOTES 1, 2 1, 2 1, 2 Summary Table Summary Table Very Very Thin Pin #1 ID 1.00/2.54 10 5.00X7.00 VNUR-1 R0.30		A A1		0.00			0.90		0.05
Intersection I, 2 I, 2 I, 2 Summary Table Lead Body Very Very Thin Pitch (e1 & e2) Count Size Variation 1.00/2.54 10 5.00X7.00 VNLR-1 R0.30	Norts I, 2 I, 2 I, 2 Summary Table Lead Lead Body Very Very Thin Pitch (e1 & e2) Count Size Variation 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	Itorici I, 2 I, 2 I, 2 Summary Table Lead Lead Body Very Very Thin Pitch (e1 & e2) Count Size Variation 100/2.54 10 5.00X7.00 VNUR-1 R0.30	NC			1.2			1.2		1.2
LeadBodyVery Very Thin VariationPin #1 IDPitch (e1 & e2)CountSizeVariationPin #1 ID1.00/2.54105.00X7.00VNJR-1R0.30	Summary Table Lead Lead Body Very Very Thin Pin #1 ID 100/2.54 10 5.00X7.00 VNUR-1 R0.30	Summary Table Lead Body Very Very Thin Pin #1 ID Pitch (e1 & e2) Count Size Variation Pin #1 ID 1.00/2.54 10 5.00X7.00 VNUR-1 R0.30		1113		Ι, Ζ			Ι, Ζ		Ι, Ζ
LeadLeadBodyVery Very Thin VariationPin #1 IDPitch (e1 & e2)CountSizeVNUR-1R0.301.00/2.54105.00X7.00VNUR-1R0.30	Lead Lead Body Very Very Thin Pitch (e1 & e2) Count Size Variation Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	Lead Lead Body Very Very Thin Pin #1 ID Pitch (e1 & e2) Count Size Variation Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30					Summary	Tahlo			
Pitch (e1 & e2) Count Size Variation Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	Loca Doug Variation Pin #1 ID Pitch (e1 & e2) Count Size Variation Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	Pitch (el & e2) Count Size Variation Pin #1 ID 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	103	d I		Lead	Summar y	ndv	Verv Ve	rv Thin	
July July July July July R0.30 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	Interview Journal Journal Journal R0.30 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	Jub Jub Jub 1.00/2.54 10 5.00X7.00 VNJR-1 R0.30	Pitch (61	~~	(Count	2	ize	Varia	tion	Pin #1 ID
			1 00 / 2	54	(10	5 00	X7.00	\/N1	R-1	RU 30
R REVISION LIDDATE DI FASE REEER TO HISTORY OF CHANGES					ISE DEEE	R TO HISTORY		Ές			
r revision update please refer to history of changes.	r revision update please refer to history of changes.	r revision update please refer to history of changes.	R REVISION L	IPDATE PLEA	ASE REFE	R TO HISTORY (OF CHANG	ES.			
r revision update please refer to history of changes.	r revision update please refer to history of changes.	r revision update please refer to history of changes.	R REVISION L	IPDATE PLEA	ASE REFE	R TO HISTORY (OF CHANG	iES.			
R REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.	R REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.	R REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.	R REVISION L	IPDATE PLEA	ASE REFE	R TO HISTORY	<u>OF CHANG</u>	ES.			
R REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.	R REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.	R REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.	R REVISION L	IPDATE PLEA	NSE REFE	R TO HISTORY (ZAHRUL	OF CHANG	iES.		DWG. NO : F	PKGML00305
IR REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.	IR REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.	IR REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.	R REVISION L	IPDATE PLEA	NSE REFE	R TO HISTORY (ZAHRUL	OF CHANG	iES.		DWG. NO : F	PKGML00305 MLP QUAD
IR REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.	IR REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.	OR REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES. ORIGINATOR ZAHRUL DRAFT DWG. NO : PKGML00305 MLP QUAD PACKAGE OUTLINE	R REVISION L	IPDATE PLEA ORIGINATO ENGINEERING MA	NSE REFE	R TO HISTORY (ZAHRUL	OF CHANG	iES.		DWG. NO : F	PKGML00305 MLP QUAD ACKAGE OUTLINI
IR REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.	Image: NR REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES. DRAFT DWG. NO : PKGML00305 DRAFT MLP QUAD 1 ENGINEERING MANAGER TOOLING MANAGER ARAVEN	Image: Revision update please refer to history of changes. Originator Zahrul DRAFT DWG. NO : PKGML00305 1 ENGINEERING MANAGER Tooling MANAGER ARAVEN	R REVISION L	IPDATE PLEA ORIGINATO ENGINEERING MAN	NSE REFE	R TO HISTORY (ZAHRUL ARAVEN	OF CHANG	iES.		DWG. NO : F	PKGML00305 MLP QUAD ACKAGE OUTLINI 5.00x7.00 MLPQ 10LD
DRAFT 1 ORIGINATOR ZAHRUL DRAFT 1 ORIGINEERING MANAGER ARAVEN TOOLING MANAGER ARAVEN TECH. SALES MANAGER KANDA CONTRACT CONTRACT CONTRAC	DRAFT 1 ORIGINATOR ORIGINATOR ORIGINATOR ORIGINATOR ORIGINATOR CAHRUL DWG. NO : PKGML00305 DWG. NO : PKGML00305 MLP QUAD PACKAGE OUTLINI 5.00x7.00 MLPQ 10LD 1.00/2.54 Pitch	DR REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES. DRAFT 1 ORIGINATOR ZAHRUL DRAFT 1 ORIGINEERING MANAGER ARAVEN TOOLING MANAGER ARAVEN TECH. SALES MANAGER KANDA DWG. NO : PKGML00305 MLP QUAD PACKAGE OUTLIN 5.00x7.00 MLPQ 10LD 1.00/2.54 Pitch)R REVISION L DRAFT	IPDATE PLEA ORIGINATO ENGINEERING MAN TOOLING MAN	NAGER NAGER NAGER	R TO HISTORY (ZAHRUL ARAVEN KANDA	OF CHANG	iES.		DWG. NO : F	PKGML00305 MLP QUAD ACKAGE OUTLINI 5.00x7.00 MLPQ 10LD 1.00/2.54 Pitch

10-Lead VFQFN, NR Suffix Package Outline, continued

NOTE	:			
1. Dim	ensioning and toler	rancing conform to A	ASME Y14.5M-1994.	
2. All	dimensions are in	millimeters, angles	are in degrees(°).	
3. N i	is the total number	of terminals.		
	e location of the t onforms to JEDEC p	erminal #1 identifien Sublication 95 SPP-C	r and terminal numberir 102.	ng convention
5. ND	and NE refer to t	he number of termi	nals on each D and E s	side respectively.
6. NJI	R refers to NON JE	EDEC REGISTERED		
7. Din an on in	nension b applies to d 0.30mm from the the other end of that radius area.	o metallized termina terminal tip. If the the terminal, the di	I and is measured betw terminal has the option mension b should not b	ween 0.10mm onal radius oe measured
<u>8.</u> Co	planarity applies to	the terminals and	all other bottom surfa	ace metallization.
∮Dra	awing shown are fo	or illustration only.		
FOR REVISION	I UPDATE PLEASE REFE	R TO HISTORY OF CHAN	IGES.	÷
FUR REVISION	I UPDATE PLEASE REFE	R TO HISTORY OF CHAN	IGES.	
	ORIGINATOR	ZAHRUL		DWG. NO : PKGML00305
draft 1	Engineering Manager Tooling Manager Tech. Sales Manager	ARAVEN KANDA		MLP QUAD PACKAGE OUTLINE 5.00x7.00 MLPQ 10LD 1.00/2.54 Pitch
	DATE	2007-APK-18		FMUE. 3 UI 4

10-Lead VFQFN, NR Suffix Package Outline, continued

JUNK	ation	VNJR-1						<u> </u>		<u> </u>	Noto
<u>~(</u>		E 00								+	+ '6'
	<u>sc</u>	5.00									
	MIN	7.00								+	+
ы		0.35								-	-
		0.40								-	-
		0.40								-	-
h2		1.30								-	-
		1.40								_	
	MAX	1.45									
	MIN	1.55									
	NUM	1.70								+	+
		1.80								+	+
	MIN	3.55									+
£2	NUM	3.70									+
	MAX	3.80									+
,	MIN	0.45									+
LI	NOM	0.55									+
	MAX	0.65									+
	MIN	1.00									+
L2	NOM	1.10				<u> </u>					+
	MAX	1.20									+
N		10									
NC)	2									
NE		3									
						-	-				-
NOT	ES	-								<u> </u>	<u> </u>
Not Pad de	es Esign	-									
NOT PAD DE	ES ESIGN /ISION	- - UPDATE P	LEASE REF	ER TO HIS	STORY OF	CHANGES.					
NOT AD DE R REV	ES ESIGN /ISION	UPDATE P	LEASE REF	ER TO HIS	STORY OF	CHANGES.			DWG. NC) : PKGML003 MI P	05 014D
NOT AD DE R REV	ES ESIGN /ISION	UPDATE P	LEASE REF		STORY OF	CHANGES.			DWG. NC) : PKGML003 MLP PACKAGE	
NOT AD DE R REV	ES ESIGN /ISION	UPDATE P ORIGIN ENGINEERING TOOLING	LEASE REF		STORY OF ZAHRUL ARAVEN	CHANGES.			DWG. NC	D : PKGML003 MLP PACKAGE 5.00x7.00	

Ordering Information

Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
83PN15639ANRGI	IDT83PN15639ANRGI	"Lead-Free" 10-Lead VFQFN	Tray	-40°C to 85°C
83PN15639ANRGI8	IDT83PN15639ANRGI	"Lead-Free" 10Lead VFQFN	Tape & Reel	-40°C to 85°C

Revision History]

Revision Date	Description of Change
August 16, 2016	 Added package dimensions to package outline.
	•



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>